The PCI Express specification allows endpoints
that incorporate more than one physical PCIe
function. Such endpoints are called
multifunction devices. The big advantage of a
multifunction device is, that a separate device
driver can be associated to each physical
function. This simplifies driver development and
maintenance significantly by separating the
peripheral functions logically into different
device drivers.
The Intel PCIe hardblocks in the Cyclone V /
Arria V FPGA device families support multifunction devices natively but on a very low
level.
Smartlogic’s PCI Express multifunction IP core
for Cyclone V FPGAs offers a fully productized
IP core with optional DMA support. The core
operates with industry standard interfaces (AXI
and AXI Stream) and encapsulates the whole
PCI Express protocol know-how. This frees the
FPGA designer to concentrate on the project
specific design tasks.
PCIe Multifunction IP Core for Intel FPGAs
Overview
Key Features
- Utilizes the Intel PCIe HIP block with up to 8
- physical PCIe functions.
- • Designs provides up to 8 AXI masters which
- can be freely mapped to the PCIe functions
- • Optional DMA support (Flex or HCC IP core)
- • The user defines, if all PCIe functions
- communicate with either the same or with a
- different device driver
- • 32 and 64-Bit BAR support for all functions
- • BARs can be defined independently at
- compile time.
- • Each function can issue interrupts (MSI
- Interrupts recommended)
- • Device driver package available as option
- • Link speeds Gen 1 or 2, Link width x1-x4,
- (x8 possible with Arria V)
- • Available for Cyclone V and Arria V FPGAs
- (ask for the availability for other FPGA
- families)
Block Diagram
Technical Specifications
Related IPs
- High-performance, low-power 2D composition IP core for embedded devices
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- DDR-I/II/III CONTROLLER IP CORE
- Vector Graphics IP core supporting OpenVG1.1 subset
- OpenGL® ES2.0 compatible 3D graphics IP core