Multi Function IO interface (PCI/PCIX/DDR/LVDS/GPIO) - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
Overview
Dolphin Technology provides a complete NAND FLASH I/O library package. The package includes configurable IO's, power cells, fillers, spacers and analog cells. ESD and latch-up prevention structures are built-in into the library.
Key Features
- Supporting ONFI 4 and ONFI 3
- Pad design with 25um pitch
- Supports wirebond/CUP and flipchip packages
- Programmable metal stack options
- Single-ended IO and differential IO
- PVT Driver Compensation
- PVT RTT Compensation
- Built-in JTAG Logic for testability (Mentor or Synopsys compatible)
- Input/Output registers options
- Pulp-up/down options
- In-built ESD and Latchup Prevention circuits
- Power Clamp cells for ESD protection
- Compatible analog signal cells with ESD protection
Deliverables
- + Encrypted Verilog/SystemVerilog RTL, or post-synthesis netlist
- + Synthesis and STA scripts
- + User guide documents
- + SV/UVM Verification suite with BFM
Technical Specifications
Foundry, Node
TSMC 40nm
TSMC
Pre-Silicon:
40nm
G
,
40nm
LP
Related IPs
- DDRx & LPDDRx DRAM Memory Controller - TSMC 40nm 40G,LP,LP_eF,ULP,ULP_eF
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI CSI DSI C-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI D-PHY / C-PHY Combo IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- Multi Protocol IO Concentrator (RDC) IP Core for Safe and Secure Ethernet Network