Input 6~27MHz, output 160~3000MHz frequency synthesizable PLL; UMC 28HPC process
Overview
Input 6~27MHz, output 160~3000MHz frequency synthesizable PLL; UMC 28HPC process
Technical Specifications
Foundry, Node
UMC 28nm
Maturity
Pre-Silicon release
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- General Purpose Input / Output Controller (GPIO)
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Capacitive Sensor - 3pF Sensibility, 460–600kHz Output Frequency - X-FAB0.35µm
- 1V, micro-Power, Rail-to-Rail Input / Output Operational Amplifier
- Input 20M-66M Hz, output 400M-800M Hz, frequency synthesizable PLL; UMC 55nm EFLASH RVT LowK Logic Process
- Input 25M~440MHz, output 267M-533M, 200M-400M and 160M-320M, frequency synthesizable PLL; UMC 40nm LP/RVT Logic Process