High speed universal LVDS Transceiver
Overview
Silvaco’s Low Voltage Differential Signaling (LVDS) I/O library is a high-frequency interface that uses differential signals for data transmission. Typical LVDS I/O applications include displays, printers, and other high-speed data interfaces. This LVDS IP includes a transmitter, receiver, and a novel equalization design supporting programmable pre-emphasis at the transmitter. Operating at 1 GHz, this LVDS supports data transfers rates up to 2 Gbs. Including built-in termination resistors, DFT compliance, and robust ESD, this LVDS I/O delivers the most reliable performance and is silicon proven.
Key Features
- Up to 1 GHz operation (2 Gbs)
- Novel equalization with programmable emphasis
- Compensation block provides PVT-invariance
- Built-n termination resistors
- Common mode support of both RX and TX
- 2 KV HBM ESD compliance
- Operating temperature of -40°C to 125°C•Silicon proven
Block Diagram
Deliverables
- Models
- IBIS
- Timing
- LEF
- GDSII
- Datasheet
Technical Specifications
Foundry, Node
Universal
Maturity
Silicon Proven
Availability
Now
Related IPs
- 16550D High Speed UART IP core - Universal Aysynchronous Receive/Transmit
- SMIC13 High Speed process, 1.2/1.5V High Speed Transceiver Logic IO
- High-Speed LVDS (SERDES) Transceiver
- High Speed UART IP core - Universal Aysynchronous Receiver / Transmitter
- High Speed light-weight protocol
- High speed NoC (Network On-Chip) Interconnect IP