Fractional N-PLL
Overview
The MXL-PLL-FRAC is a high performance Fractional-N PLL implemented using a digital CMOS technology. It is highly integrated and requires no external components. Differential circuit techniques are employed to attain low jitter in the noisy environment typical of multi-million gates digital chip.
Key Features
- High performance Fractional-N PLL
- Digital CMOS process
- Low power dissipation
- No external components required
- Low jitter output
- 50% Duty Cycle Output divider
- Integer Mode
- Power-down Mode
Block Diagram
Applications
- Mobile
- Displays
- Cameras/Sensors
- IoT
- VR/AR/MR
- Consumer electronics
- Automotive
Deliverables
- Specifications
- GDSII
- LVS netlist
- LEF file
- Timing Model
- Integration Guidelines
- Documentation
- One year support
Technical Specifications
Maturity
Upon Request
Availability
Upon Request
Related IPs
- Fractional N PLL 8.5-11.3GHz in GF N65
- Wide band 3Ghz-6GHz fractional phase-locked loop
- Low Power Fractional PLL IP in TSMC(12/16nm FFC, 22nm ULP/ULL, 28nm HPC+)
- Ultra-Low Power Fractional PLL IP in in TSMC (12/16nm FFC, 22nm ULP/ULL, 28nm HPC+)
- Fractional N Clock PLL
- High Speed Fractional PLL with SSC