IP core has two ways of forming the output spectrum:
-Baseband (using odati and odatq), ifreq equal 0
-Intermediate frequency (using odati), ifreq not equal 0
Digital-to-analog converters must operate synchronously with the
DVB-S2X Modulator IP core.
DVB-S2X Modulator IP Core
Overview
Key Features
- The IP core is a digital DVB-S2/DVB-S2X modulator and is fully
- compatible with this standard:
- ETSI EN 302 307-2 (v1.1.1)
Applications
- DVB-S2X
Deliverables
- The DVB-S2X Modulator IP Core includes:
- -EDIF/NGC/QXP/VQM netlist for Xilinx Vivado/ISE, Intel (Altera)
- Quartus, Lattice Diamond or Microsemi (Actel) Libero SoC
- -IP Core testbench scripts
- -Design examples for Xilinx, Intel (Altera), Lattice, and Microsemi
- (Actel) evaluation boards
Technical Specifications
Maturity
silicon proven
Availability
immediately
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- DVB-S2X Modulator
- DDR-I/II/III CONTROLLER IP CORE
- High-performance, low-power 2D composition IP core for embedded devices
- Vector Graphics IP core supporting OpenVG1.1 subset