Digital I/Q Imbalance correction IP for Wireless Applications
Overview
The IQE 100 is a wideband imbalance correction IP, that digitally match in-phase and quadrature signal paths in radio architectures employing complex demodulators such as direct down-conversion receivers. The IQE 100 IP core is available as FPGA IP and as a GDSII macro block.
Key Features
- Digital IQ balancing for complex frequency demodulation
- Long Term Evolution (LTE) Advanced compatible
- Self-calibrating background operation
- 20 to 50 dB added image attenuation
- Wideband image suppression over 100 MHz bandwidth
Benefits
- Improves RX signal quality
- Relaxes AFE requirements
- Enhances RX sensitivity
Block Diagram
Technical Specifications
Related IPs
- NFC Semiconductor IP - Combo (digital & analog)
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- CPU-less QUIC Offload IP core for FPGA Acceleration
- Scalable Edge NPU IP for Generative AI
- NPU IP for Embedded ML
- Multi-protocol wireless platform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)