Other

All offers in Other
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Compare 44 Other from 14 vendors (1 - 10)
  • Merge Sort Core
    • Optimized design allows customers to target cost efficient FPGAs.
    • Can be tailored to customer needs
    • Fully synchronous design using only one clock
    • Area/Power efficient architecture
    Block Diagram -- Merge Sort Core
  • High Throughput Additive White Gaussian Noise Generator
    • High precision AWGN Channel emulator.
    • Programmable Pseudo Random Generator(LFSR).
    • Programmable number of output bits.
    • Support of throughput rates up to 10 Gbps.
    Block Diagram -- High Throughput Additive White Gaussian Noise Generator
  • Cognitive Radio IP Core
    • Parameterisable Input bit width
    • Parameterisable FFT size
    • Parameterisable HMM window length
    Block Diagram -- Cognitive Radio IP Core
  • Tessent RISC-V trace and debug
    • Instruction trace
    • Efficient packet format
    • Fast profiling
    • Multiple retirement
    Block Diagram -- Tessent RISC-V trace and debug
  • 2D Edge Detector
    • Single color plane input
    • Configurable input data width
    • Dynamically variable input frame size
    • Dynamic active region selection
    Block Diagram -- 2D Edge Detector
  • Gamma Corrector
    • Configurable number of color planes: 1 to 3
    • Configurable number of bits per color plane: 4 to 12
    • Option to specify gamma correction characteristics as an equation using a gamma value or by the actual mapping values of the look-up table
    • Gamma correction look-up table can be run-time programmable
    Block Diagram -- Gamma Corrector
  • Numerically Controlled Oscillator
    • Supports single or multi channel operation up to 16 channels
    • Run time variable phase increment input Δθ and phase offset input φ
    • Up to 32-bit user-configurable phase resolution
    • Up to 20-bit user-configurable quantizer resolution
    Block Diagram -- Numerically Controlled Oscillator
  • Correlator IP Core
    • Supports 1 to 8 bit input data width
    • Supports 1 to 256 channels
    • Supports a correlation window from 8 to 2048 taps
    • Supports oversampled input data from 2x to 8x
    Block Diagram -- Correlator IP Core
  • CORDIC
    • Functions supported:
    • Input data widths from 8 to 32 bits
    • Configurable number of iterations used to derive output from 4 to 32
    • Optional pre-rotation module
    Block Diagram -- CORDIC
  • Interleaver/De-Interleaver
    • High performance and area efficient symbol interleaver/de-interleaver
    • Supports multiple standards, such as DVB, ATSC and IEEE 802.16
    • Convolutional and rectangular block type architectures available
    • Fully synchronous design using a single clock
    Block Diagram -- Interleaver/De-Interleaver
×
Semiconductor IP