DC-DC IP, Input: 5V, Output: 3.3V/300mA, UMC 0.11um HS/AE process
Overview
5.0V to 3.3V high efficiency converter with 300mA driving capability PWM Regulator, UMC 0.11um 1.2V/3.3V HS/AE (AL Advanced Enhancement) Logic process.
Technical Specifications
Foundry, Node
UMC 110nm HS/AE
UMC
Pre-Silicon:
110nm
Related IPs
- General Purpose Input / Output Controller (GPIO)
- Single Port SRAM Compiler IP, UMC 65nm SP process
- DC/DC - Input 1.2~2.5V, output 3.3V
- DC/DC - Input 5.0V/4.2V, output 1.8V/1.2V
- Horizontal Down-scaler (Customized to two input resolutions and two output resolutions)**
- 2D Up-scaler (Customized to two input resolutions and two output resolutions)**