Combined Power-On-Reset and Brown-Out-Reset in TSMC 40 ULP
Overview
Combined Power-On-Reset and Brown-Out-Reset in TSMC 40ULP process
Key Features
- Can be used to monitor 3.3V battery or voltage regulator output
- Monitored input voltage programmable from 0.55V to 3.3V
- Dual POR and BOR functions
- Low power mode for best consumption in sleep mode
Technical Specifications
Short description
Combined Power-On-Reset and Brown-Out-Reset in TSMC 40 ULP
Vendor
Vendor Name
Foundry, Node
TSMC 40nm uLP
Maturity
In Production
TSMC
In Production:
40nm
LP
Related IPs
- Combined Power-On-Reset and Brown-Out-Reset in TSMC 22ULL
- ONFi PHY 4.0 (FPHY+MDLL+SDLL Regulator) (Silicon Proven in TSMC 28HPC+)
- Combined Power-On-Reset and Brown-Out-Reset in SMIC 40EF
- Combined Power-On-Reset and Brown-Out-Reset in TSMC 22ULL
- 1.8V/3.3V Switchable GPIO with I2C, HDMI, LVDS, ESD & Analog in TSMC 28nm
- 5V I/O and ESD in TSMC 12nm FFC/FFC+