Combined Power-On-Reset and Brown-Out-Reset in SMIC 40EF
Overview
Combined Power-On-Reset and Brown-Out-Reset in SMIC 40EF
Key Features
- Monitored input voltage programmable from 0.55V to 3.3V
- Dual POR and BOR functions
- Low power mode for best consumption in sleep mode
Technical Specifications
Foundry, Node
SMIC 40nm eFlash
Maturity
Pre-silicon
SMIC
Pre-Silicon:
40nm
LL
Related IPs
- Combined Power-On-Reset and Brown-Out-Reset in TSMC 22ULL
- Combined Power-On-Reset and Brown-Out-Reset in TSMC 40 ULP
- Combined Power-On-Reset and Brown-Out-Reset in TSMC 22ULL
- 10Gbps Multi-Link and Multi-Protocol PCIe 4.0 PHY IP for SMIC
- Root of Trust - Foundational security in SoCs and FPGAs for IoT clients and sensors
- Root of Trust - Foundational security in SoCs and FPGAs for Chinese IoT clients and sensors