ARINC664 End System IP is an IP Core that implements ARINC664 part 7 and provides interface between aircraft LRUs and ARINC664 network. As an implementation of End System, IP sends the user's messages of different sizes and different time constraints to their destination with a predictable delay. Since the IP core uses the Ethernet interface when connecting to the network, it takes full advantage of the physical layer functions that Ethernet offers. Thanks to the AXI4 interface provided with IP Core, adaptation can be made between any protocol and ARINC664.
ARINC664 End System IP Core
Overview
Key Features
- FUNCTIONAL SPECS
- Supports 32 VLs
- Adjustable BAG values (1ms to 128ms, 125 us to 32 ms)
- Supports 64 Byte as Lmin and 1471 Byte as Lmax
- Redundancy enable/disable capability
- Integrity Checking enable/disable capability
- Outputs error statistic
- INTERFACE SPECS
- AXI4 interface for host communication
- Two ARINC664 Ethernet interface
- End System configuration through AXI4 interface
- 100 Mbps/1000 Mbps Ethernet speed
Block Diagram
Technical Specifications
Related IPs
- Complete memory system supporting any combinations of SDR SDRAM, DDR, DDR2, Mobile SDR, FCRAM, Flash, EEPROM, SRAM and NAND Flash, all in one IP core
- BCH Encoder/Decoder IP Core
- High-performance, low-power 2D composition IP core for embedded devices
- Vector Graphics IP core supporting OpenVG1.1 subset
- OpenGL® ES2.0 compatible 3D graphics IP core
- High-performance and low-power 2D vector graphics IP core