IP Catalog > Interface IP Cores > Ethernet IP > Ethernet MAC IP

Ethernet MAC IP

Welcome to the ultimate Ethernet MAC IP hub! Explore our vast directory of Ethernet MAC IP cores

The Ethernet MAC IP cores enable the host to communicate data using the Ethernet protocol (IEEE 802.3) at 10 or 100 Mbps speeds. These IP cores are composed of three main layers: the Media Access Controller (MAC), the MAC Transaction Layer (MTL), and the MAC DMA Controller (MDC).

All offers in Ethernet MAC IP
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Login required.

Sign in

Search (297)
Compare 297 Ethernet MAC IP from 61 vendors (1 - 10)
  • Ultra Ethernet Verification IP
    • The Ultra Ethernet (UE) Verification IP provides an effective & efficient way to verify the components interfacing with Ethernet interface of an IP or SoC.
    • The UE VIP is compliant with IEEE standard 802.3-2018 & UE Specifications V1.0.
    • This VIP is light weight with easy plug-and-play interface so that there is no hit on the design cycle time.
    Block Diagram -- Ultra Ethernet Verification IP
  • 100G MAC and PCS core
    • KMX 100G MAC and PCS core, which consists of media access control (MAC) module, physical coding sublayer (PCS) module and physical medium attachment (PMA) module, is compliant with the IEEE 802.3ba-2010 standard.
    • The core implements RS FEC as defined in IEEE 802.3bj Clause 91 with independent bit error detection and bit error correction.
    Block Diagram -- 100G MAC and PCS core
  • 40G MAC and PCS core
    • KMX 40G MAC and PCS core, which including media access control (MAC) module, physical coding sublayer (PCS) module and physical medium attachment (PMA) module, is compliant with the IEEE 802.3ba-2010 standard.
    • The core supports RS FEC as defined in Clause 74 IEEE 802.3 with independent error bit detection and error bit correction.
    Block Diagram -- 40G MAC and PCS core
  • Ethernet TSN MAC 40G/100G
    • Silicon agnostic Ethernet TSN MAC IP with speeds of 40G and 100G, based IEEE 802.3 Ethernet Layer 2 solution with support for key TSN features
    Block Diagram -- Ethernet TSN MAC 40G/100G
  • Verification IP for Ultra Ethernet (UEC)
    • Native SystemVerilog/UVM
    • Source code test suite including UNH-IOL (optional)
    • Runs natively on major simulators
    • Built-in protocol checks
    • Verification plan and coverage
    Block Diagram -- Verification IP for Ultra Ethernet (UEC)
  • 10G/25G/40G/100Gbit/s Ethernet MAC/PCS
    • 10/25/40/100 Gbit Ethernet Connectivity in Intel and AMD/Xilinx FPGA
    • Designed to IEEE 802.3by specification
    • Low latency, TX 11ns, RX 8ns (Modes: cut-through/store-and-forward)
    • Integrated FCS(CRC32) checker and generator
    Block Diagram -- 10G/25G/40G/100Gbit/s Ethernet MAC/PCS
  • 100G Ethernet Verification IP
    • The 100G Ethernet Verification IP (VIP)  offers a robust and high-performance solution for validating the critical MAC-to-PCS datapath in 100 Gigabit Ethernet systems.
    • Designed to ensure protocol compliance, the VIP facilitates the generation, transmission, reception, and monitoring of various Ethernet MAC frame types, all while adhering to IEEE 802.3ba and related standards.
    • Whether you are working on IP, subsystem, or SoC-level verification, this VIP is your go-to solution for comprehensive Ethernet testing.
    Block Diagram -- 100G Ethernet Verification IP
  • Centralised Network Configurator
    • Centralized Network Configurator or CNC is a component used in Time Sensitive Networking (TSN) networks.
    • The CNC monitors data streams while coordinating and managing network configuration.
    • The CNC is based on the stream reservation protocol (802.1 Qcc) to optimize the efficient use of network resources and provide Quality of Service (QoS).
    Block Diagram -- Centralised Network Configurator
  • Zonal Controller
    • Complete solution that integrates both hardware and software components including a TSN-capable Ethernet switch, a Root of Trust security module, and a transport protocol encapsulation system based on IEEE 1722
    Block Diagram -- Zonal Controller
  • Ethernet Controller
    • The Ethernet Controller is an ASIC proven high-performance, feature-rich network interface solution designed to deliver reliable, low-latency Ethernet connectivity across a broad range of embedded and enterprise applications.
    • Comcores offers controllers ranging from 10M to 800G enabling seamless integration into systems requiring Ethernet connectivity.
    Block Diagram -- Ethernet Controller
×
Semiconductor IP