New IP for value conscious designers.
Integrates Serdes for high speed Ethernet and PCIe (to Gen5).
Also bundled with PCie Gen 5 controller reduces costs and risks
56G Serdes in 7nm bundled with PCie Gen 5 controller IP
Overview
Key Features
- Based on 56G Serdes which has shipped in millions of devices.
- By adding PCIe controller and PCIe support makes integration simpler.
Benefits
- Removes the need to license multiple SERDES.
- Includes PCIe Gen 5 controller at no additional cost.
- Off the shelf solution, cost effective
- View Datasheet & contact us directly
Applications
- Anywhere ethernet and PCIe support is needed
Deliverables
- RTL
- LEF
- GDS2
- Verilog model
Technical Specifications
Foundry, Node
7nm, 6nm
Maturity
Available for Design in
Availability
Production availability Q1 2023
Related IPs
- I2C Controller IP – Slave, SCL Clock only, principally for configuring registers in mixed-signal ICs with low noise or low power requirements
- I2C Controller IP – Slave, SCL Clock, Parameterized FIFO, APB Bus. For low power requirements in I2C Slave Controller interface to CPU
- PCIe Gen 5 Verification IP
- I2C Controller IP – Master, Parameterized FIFO, APB Bus
- PCIe 3.1 Controller with AXI
- I2C Controller IP- Master / Slave, Parameterized FIFO, AXI Bus