Synopsys and Powerchip Deliver New Advanced 3DIC Packaging Solution for AI Applications
3DIC design is becoming a big deal. The increasing demands of AI-enabled applications in today’s market and the slowing pace of Moore’s Law have necessitated chip designers to look for other types of chip architecture that will help support the advancements that consumers and leading service providers have come to expect. Instead of simply connecting multiple silicon dies next to each other, 3DIC design offers orders of magnitude better performance, power benefits, and a smaller footprint via vertical stacking of silicon wafers or dies.
That is why Synopsys and Powerchip Semiconductor Manufacturing Corporation (PSMC) have worked together to offer a new wafer-on-wafer (WoW) and Chip-on-Wafer (CoW) solution, a specific kind of 3DIC design, by utilizing Synopsys 3DIC Compiler Platform and PSMC’s advanced process technologies to create a new joint solution that makes it possible to create circuits that stack and bond DRAM memory directly on top of a silicon chip at a reduced effort.
To read the full article, click here
Related Semiconductor IP
- Message filter
- SSL/TLS Offload Engine
- TCP/UDP Offload Engine
- JPEG-LS Encoder IP
- JPEG XS - Low-Latency Video
Related Blogs
- What are AI Chips? A Comprehensive Guide to AI Chip Design
- How PCI Express Gives AI Accelerators a Super-Fast Jolt of Throughput
- The Importance of Memory Architecture for AI SoCs
- 2023 in Review: AI Takes Center Stage in the Eternal Quest for Innovation
Latest Blogs
- What’s Your Vector? Synopsys Introduces New ARC VPX6 Digital Signal Processor
- Rambus CXL IP: A Journey from Spec to Compliance
- Alphawave Semi is in Play!
- Vision Transformers Have Already Overtaken CNNs: Here’s Why and What’s Needed for Best Performance
- Tailoring Root Of Trust Security Capabilities To Specific Customer Needs