Shifting the Mobile & Wearable Market -- SoC vs. SiP
While Moore's Law is slowing System-in-Package (SiP) and heterogeneous integration are taking up the challenge.
The smartphone has been the major driver for innovation in both the IC and electronic industries. As the smartphone market slowly matures, we are seeing extensive proliferation of connected devices and systems. Their continued infusion into the fabric of our society is leading us further toward global transformation within the eras of the Internet of Things (IoT), big data and data analytics, to the cloud. Also advancing quickly are wearables, connected vehicles, advanced robotics, intelligent factories, digital medical care and health care, smart homes, and smart cities. Going forward, what will be the technology requirements in these areas? And how will our industry come together to respond in meeting these requirements?
On the 50th anniversary of Gordon Moore's paper introducing Moore's Law, these disruptive changes in the fast-moving, consumer-driven market landscape call for a refocusing and broadening of the semiconductor industry's technical direction. This includes the reinterpretation of the promise of integration -- from homogeneous integration (scaling) and System-on-Chip (SoC) to heterogeneous integration and System-in-Package (SiP).
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related Blogs
- MIPI Alliance Meeting Reflects the Rapid Growth of the Mobile Market
- The day I designed my own mobile SoC
- What Does It Cost You When Your SoC is Late to Market?
- T&VS delivers Emulation and Validation services for Mobile SoC
Latest Blogs
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Quintauris: Accelerating RISC-V Innovation for next-gen Hardware
- Say Goodbye to Limits and Hello to Freedom of Scalability in the MIPS P8700
- Why is Hard IP a Better Solution for Embedded FPGA (eFPGA) Technology?