Shifting the Mobile & Wearable Market -- SoC vs. SiP
While Moore's Law is slowing System-in-Package (SiP) and heterogeneous integration are taking up the challenge.
The smartphone has been the major driver for innovation in both the IC and electronic industries. As the smartphone market slowly matures, we are seeing extensive proliferation of connected devices and systems. Their continued infusion into the fabric of our society is leading us further toward global transformation within the eras of the Internet of Things (IoT), big data and data analytics, to the cloud. Also advancing quickly are wearables, connected vehicles, advanced robotics, intelligent factories, digital medical care and health care, smart homes, and smart cities. Going forward, what will be the technology requirements in these areas? And how will our industry come together to respond in meeting these requirements?
On the 50th anniversary of Gordon Moore's paper introducing Moore's Law, these disruptive changes in the fast-moving, consumer-driven market landscape call for a refocusing and broadening of the semiconductor industry's technical direction. This includes the reinterpretation of the promise of integration -- from homogeneous integration (scaling) and System-on-Chip (SoC) to heterogeneous integration and System-in-Package (SiP).
To read the full article, click here
Related Semiconductor IP
- xSPI Multiple Bus Memory Controller
- MIPI CSI-2 IP
- PCIe Gen 7 Verification IP
- WIFI 2.4G/5G Low Power Wakeup Radio IP
- Radar IP
Related Blogs
- 2024 Set The Stage For NoC Interconnect Innovations In SoC Design
- MIPI Alliance Meeting Reflects the Rapid Growth of the Mobile Market
- T&VS delivers Emulation and Validation services for Mobile SoC
- Why Integrate Bluetooth LE IP in a Single Wearable SoC?
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA