Rambus AES-32 Cryptographic Accelerator IP Core Is Common Criteria Certified
Following on from the recent news that Rambus HQ has been Common Criteria (CC) certified, we are pleased to announce that our AES-32 cryptographic accelerator IP core has also been CC certified. This is the first cryptographic soft IP core to be evaluated under the CC scheme and signals a growing demand for IP solutions that meet the highest security standards.
Common Criteria, also known as ISO 15408, is an international standard to which security products are evaluated. Common Criteria operates using Evaluation Assurance Levels (EALs) ranging from EAL1 to EAL7, with EAL4 to EAL7 being the highest levels of certification.
The Rambus AES-ECB-32-DPA-FIA soft IP core has been certified by TÜV Rheinland under the Netherlands Scheme for Certification in the Area of IT Security (NSCIB). The IP has been certified as meeting the EAL4+ assurance level for Vulnerability Assessment at AVA_VAN.5 level, Life Cycle Support for ALC_DVS.2 level, and Tests for ATE_DPT.2 level.
To read the full article, click here
Related Semiconductor IP
- Asymmetric cryptographic accelerator
- HMAC-SHA256 cryptographic accelerator
- Programmable Root of Trust with Quantum Safe Cryptography acceleration, DPA-resistant & FIA-protected cryptographic accelerators and Caliptra RoTM
- Programmable Root of Trust with Quantum Safe Cryptography acceleration and DPA-resistant & FIA-protected cryptographic accelerators
Related Blogs
- Rambus HQ Is Common Criteria Certified
- Rambus CSI-2 Tx Controller Core is ISO-26262 Certified
- Rambus CryptoManager Root of Trust Cores Certified ASIL-B/D Ready for Enhanced Security in Automotive Applications
- Plundervolt steals keys from cryptographic algorithms
Latest Blogs
- From GPUs to Memory Pools: Why AI Needs Compute Express Link (CXL)
- Verification of UALink (UAL) and Ultra Ethernet (UEC) Protocols for Scalable HPC/AI Networks using Synopsys VIP
- Enhancing PCIe6.0 Performance: Flit Sequence Numbers and Selective NAK Explained
- Smarter ASICs and SoCs: Unlocking Real-World Connectivity with eFPGA and Data Converters
- RISC-V Takes First Step Toward International Standardization as ISO/IEC JTC1 Grants PAS Submitter Status