NSA Acknowledges Quantum Computing Threat
On August 11th, the National Security Agency (NSA) announced their preliminary plans for transitioning to quantum resistant algorithms and away from the Suite B cryptographic algorithms specified by the National Institute of Standards and Technology (NIST). They even said that vendors that haven’t yet switched to Suite B algorithms should not do so at this point and use their resources “to prepare for the upcoming quantum resistant algorithm transition.” They then went on to say “Unfortunately, the growth of elliptic curve use has bumped up against the fact of continued progress in the research on quantum computing, necessitating a re-evaluation of our cryptographic strategy.”
I laud the NSA for this public recognition of the quantum computing threat. Quantum computing is a real threat to the Public Key Infrastructure (PKI) that is in place today and needs to be addressed.
For those of you not familiar with the threat, quantum computers are able to execute Shor’s Algorithm, which has been proven to be able to break RSA and ECC, the two most popular crypto algorithms used in PKI and digital signatures.
To read the full article, click here
Related Semiconductor IP
- Programmable Root of Trust with Quantum Safe Cryptography acceleration, DPA-resistant & FIA-protected cryptographic accelerators and Caliptra RoTM
- Cryptography Software Library
- Crypto Coprocessor with integrated Post-Quantum Cryptography IPs
- Elliptic Curve Cryptography IP
- High-Speed Elliptic Curve Cryptography Accelerator for ECDH and ECDSA
Related Blogs
- What Are the Quantum Computing Threats to Security?
- Quantum Safe IP: Hardware Level Security for the Quantum Computing Era
- Why Now Is the Time to Address Quantum Computing's Impact on Cryptography
- ARM Eyes Computing
Latest Blogs
- The Growing Importance of PVT Monitoring for Silicon Lifecycle Management
- Unlock early software development for custom RISC-V designs with faster simulation
- HBM4 Boosts Memory Performance for AI Training
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
- Locking When Emulating Xtensa LX Multi-Core on a Xilinx FPGA