Migrating High Performance Applications to the Armv8-A Architecture
In recent months, the HPC market has been waiting to see how Arm will drive innovation for High Performance Computing. Arm and its partners have been working hard to enable a greater variety of competitive hardware solutions, providing the innovation and technology choice that’s so desperately needed to solve next generation scientific problems and workloads. With Arm-based infrastructure hardware emerging from key partners such as Cavium and Qualcomm, the final step is making sure that the journey to the Arm architecture has a viable and straightforward porting path for users' applications.
By acquiring Allinea and announcing support for openHPC in 2016, Arm demonstrated a firm commitment to putting resources into nurturing an ecosystem of commercial and open-source software support for those migrating to Arm. Now, with the addition of the Allinea tools and the launch of a new Fortran Compiler, suddenly Arm has a very strong offering for HPC. The cross-platform interoperability of the Allinea debugger and profiler (fully supported on most HPC systems and architectures) is essential for making a transition to Arm as smooth as possible. As an HPC developer, you can keep using the tools you have come to know, trust and rely on for years, regardless of the vendor or system you choose. It’s all part of a plan to make porting your applications to Arm totally effortless and (dare we say)…boring!
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related Blogs
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Introducing Cortex-M52: Bringing Arm's AI-optimized Helium architecture to the smallest IoT devices
- Arm Ethos-U85: Addressing the High Performance Demands of IoT in the Age of AI
- CXL 3.1: How Evolving CXL Standards are Pushing Interconnects to Even Higher Performance
Latest Blogs
- AMBA LTI Verification IP for Arm System MMU
- FiRa 3.0 Use Cases: Expanding the Future of UWB Technology
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- The Industry’s First USB4 Device IP Certification Will Speed Innovation and Edge AI Enablement
- Understanding Extended Metadata in CXL 3.1: What It Means for Your Systems