A tribute to Research on Interface IP Market
Denali acquisition by Cadence in May 2010, ChipIdea, Virage Logic, and nSys acquisitions by Synopsys in 2009, 2010 and 2011 (resp.) shows that IP market is consolidating... but new IP vendors are still emerging! So we need to know on which product the Interface IP market leader will tend to a dominant position, which new products will be added to their port-folio, what could be the new strategy from the well known EDA challenger in Interface IP and Verification IP, and get information about the new comers, or IP vendors start supporting emerging protocols…
The use of High Speed Serial Interconnect instead of parallel interface is becoming the preferred solution for new products developed across various segments. In this survey, we study the Interface IP market, looking at all the existing protocols: PCIe, USB (HS & SuperSpeed), Serial RapidIO, Infiniband, Hyper Transport, SATA, Fibre Channel, HDMI, Ethernet, XAUI, Display Port, MIPI and DDRn, and extracting the most promising in term of long term growth. To understand the market, we first analyze for every selected IP segment, the market share, growth rate and positioning of the different vendors, for 2005-2010. Then, we propose a market forecast on the period 2011-2015.
Related Semiconductor IP
- 1-port Receiver or Transmitter HDCP 2.3 on HDMI 2.1 ESM
- HDMI 2.0/MHL RX Combo 1P PHY 6Gbps in TSMC 28nm HPC 1.8V, North/South Poly Orientation
- HDMI 2.0 RX PHY in SS 8LPP 1.8V, North/South Poly Orientation
- HDMI 2.0 RX Controller with HDCP
- HDMI 2.0 RX 4P PHY 6Gbps in TSMC 28nm HPM 1.8V, North/South Poly Orientation
Related Blogs
- The Interface IP Market has Grown to $530 Million!
- Get to Market Faster Using Arm Comprehensive Physical and POP IP Platform on Samsung Foundry 5nm Technology
- IPnest Forecast Interface IP Category Growth to $2.5B in 2025
- Interface IP in 2021: $1.3B, 22% growth and $3B in 2026
Latest Blogs
- Scaling Out Deep Learning (DL) Inference and Training: Addressing Bottlenecks with Storage, Networking with RISC-V CPUs
- Cadence Transforms Chiplet Technology with First Arm-Based System Chiplet
- Redefining XPU Memory for AI Data Centers Through Custom HBM4 – Part 2
- Redefining XPU Memory for AI Data Centers Through Custom HBM4 – Part 1
- Why Choose Hard IP for Embedded FPGA in Aerospace and Defense Applications