Intel and eASIC: Marriage or Just Good Friends?
A couple of days ago Intel announced a collaboration with eASIC. Here is the opening paragraph of the press release:
Intel Corporation today announced plans to develop integrated products with eASIC Corporation that combine processing performance and customizable hardware to meet the increasing demand for custom compute solutions for data centers and the "cloud." The new parts will enable acceleration of up to two times that of a field programmable gate array (FPGA) for workloads like security and big data analytics while also speeding the time to market for custom application specific integrated circuit (ASIC) development by as much as 50 percent.
Nowhere in the press release does it say whether or not Intel will be manufacturing parts for eASIC nor whether the intention is to integrate the eASIC technology onto the same die as the microprocessor. My guess would be that the plan is to use some sort of package-in-package technology but that they will be separate die. In the past eASIC has used Fujitsu and GlobalFoundries for manufacture and the most advanced arrays they have are at 28nm.
The first conclusion that everyone has leapt to is that this Intel's reaction to its failure to acquire Altera recently. I don't think that this is true.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Blogs
- New Product Execution - It's Just not Good Enough
- Demler: Quad Core is Just For Marketing; Intel Will Not Succeed in Mobile
- Qualcomm LTE Modem Competitors? Samsung, Intel, Mediatek, Spreadtrum, Leadcore... or simply CEVA!
- Who will provide data center Soc of the future, Intel or Qualcomm ?
Latest Blogs
- Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
- Why What Where DIFI and the new version 1.3
- Accelerating PCIe Gen6 L0p Verification for AI & HPC Designs using Synopsys VIP
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems
- Efficiency Defines The Future Of Data Movement