The Grand Folly of India's Foundry Plans
At the beginning of the year, New Delhi’s outgoing government launched an initiative purported to drive the nation’s technology independence and reduce the current account deficit on electronics imports. The initiative describes a partnership between New Delhi and two industrial consortiums for the building of semiconductor manufacturing plants – one outside of the capital and the other in Western Gujarat.
"Every age has its peculiar folly: Some scheme, project, or fantasy into which it plunges, spurred on by the love of gain, the necessity of excitement, or the force of imitation." - Charles Mackay, “Extraordinary Popular Delusions and the Madness of Crowds”
The plan is ambitious. The 28nm fab near New Delhi and the 22nm foundry in Western Gujarat will each support 40,000 wafer starts per month. The plan is also very expensive. Together, the facilities are projected to cost just under $11B USD. The government’s role in these two separate efforts is essentially that of a zero cost banker. Each consortium will receive an interest free loan of approximately $900M USD. Furthermore, the central government is on the hook for 25% of the total capital outlays, and is providing further incentives in the form of a bundle of tax deductions and duty exemptions. Thus, New Delhi’s expenses in this effort, not counting the tax incentive bundle, are just shy of $4B. What did the previous Cabinet expect to receive as a benefit to the nation for such an industrial policy?
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Blogs
- iSuppli raises 2010 foundry forecast; interesting lessons to learn for India from China’s story!
- Intel's Foundry Plans
- How Apple Plans to Leverage Intel's Foundry
- TSMC leads 2009 foundry rankings; GlobalFoundries top challenger!
Latest Blogs
- Tidying Up: FIPS-Compliant Secure Zeroization for OTP
- Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
- Why What Where DIFI and the new version 1.3
- Accelerating PCIe Gen6 L0p Verification for AI & HPC Designs using Synopsys VIP
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems