Cortex-M7: 6-stage, cached, 400 MHz MCU
October 1, 2014
“Who needs a 32-bit MCU?” It was a question asked a million times in the press when ARM introduced the Cortex-M family back in 2004. In fairness, that question predates the Internet of Things, with wireless sensor networks, open source code, encryption, and more needs for connected devices.
In the beginning, it was about matching the MCU incumbents – 8051, AVR, HC11, MSP430, PIC, and others. The discussion always seemed to be centered on package pin counts, and sleep currents, and less than $1 in volume pricing, and code efficiency. Nobody would ever need 32-bit address space, or faster memory, or floating point, or really fast cores, especially if they drove power consumption the wrong direction.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related Blogs
- MCU Performance Customers: The Cavalry is Coming Over The Hill
- ARM Cortex-M7: Digital Signal Processing Drives Family Evolution
- Adding DSP hardware shrinks energy for MCU core
- Ramping 400 Gbps Ethernet and beyond
Latest Blogs
- Tidying Up: FIPS-Compliant Secure Zeroization for OTP
- Accelerating Your Development: Simplify SoC I/O with a Single Multi-Protocol SerDes IP
- Why What Where DIFI and the new version 1.3
- Accelerating PCIe Gen6 L0p Verification for AI & HPC Designs using Synopsys VIP
- ML-DSA explained: Quantum-Safe digital Signatures for secure embedded Systems