Cortex-M7: 6-stage, cached, 400 MHz MCU
October 1, 2014
“Who needs a 32-bit MCU?” It was a question asked a million times in the press when ARM introduced the Cortex-M family back in 2004. In fairness, that question predates the Internet of Things, with wireless sensor networks, open source code, encryption, and more needs for connected devices.
In the beginning, it was about matching the MCU incumbents – 8051, AVR, HC11, MSP430, PIC, and others. The discussion always seemed to be centered on package pin counts, and sleep currents, and less than $1 in volume pricing, and code efficiency. Nobody would ever need 32-bit address space, or faster memory, or floating point, or really fast cores, especially if they drove power consumption the wrong direction.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related Blogs
- MCU Performance Customers: The Cavalry is Coming Over The Hill
- ARM Cortex-M7: Digital Signal Processing Drives Family Evolution
- Adding DSP hardware shrinks energy for MCU core
- Ramping 400 Gbps Ethernet and beyond
Latest Blogs
- Universal Browser Support for JPEG XL: Is Your Hardware Ready for the New Standard?
- The Future of Storage: From eMMC to the Blazing Speeds of UFS 5.0
- Reimagining Chip Design - From Spec to Signoff with Cadence AI Super Agents
- The Architectural Evolution of 16GHz PLLs for Next-Gen AI and SerDes SoCs
- Considerations When Architecting Your Next SoC: NoCs with Arteris