Altera's intros 28nm Stratix V FPGA family
April 21, 2010
Altera Corp. has introduced its next-generation 28nm Stratix V FPGA family, said to be the industry’s highest bandwidth FPGA. Offering up to 1.6 Tbps of serial switching capability, Stratix V FPGAs leverage a myriad of new technologies and a leading-edge 28nm process to reduce the cost and power of high-bandwidth applications.
Manufactured on TSMC’s 28nm high-performance (HP) process, the Stratix V FPGA family provides up to 1.1 million logic elements (LEs), 53-Mbits embedded memory, 3,680 18×18 multipliers and integrated transceivers operating up to an industry-leading 28 Gbps.
To read the full article, click here
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related Blogs
- Altera and Xilinx Eyeing 28nm FPGA Dominance
- Xilinx unleashes triad of low-power, 28nm FPGA families with very promising characteristics for memory interfacing
- TPACK's role in Altera designs
- Altera shows multi-foundry directions for Generation 10