台积电详述 N3 工艺制程节点的亮点
By Brian Santo, EETimes (October 27, 2021)
TSMC, now chugging along with its N5 process node, said it will have its evolutionary N4 node ramped up to volume production this year. The N3 node, which will provide more of a technological leap than N4, is planned to go into volume production in the second half of 2022. N3 will indeed offer customers the kind of performance improvements they might hope for from a major node jump, though the speed improvement will be at the low-end of TSMC’s projected aspirations from last year; the company also just missed its target for density improvement.
The announcements were made at a TSMC house event, the 2021 Online OIP Ecosystem Forum.
The foundry also highlighted the participation of its EDA partners in helping to support the N3 node, to assure eager chip designers that the tools to design and test ICs for N3 will be ready and available. Synopsys jumped the gun; it announced its tools for supporting N3 a full week before TSMC’s event. Cadence subsequently had its quarterly earnings call and mentioned its products supporting N3 only after being chided by an analyst for not responding immediately to Synopsys. Siemens waited until the opening day of TSMC’s conference to announce its N3 tools.
To read the full article, click here
Related Semiconductor IP
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- HBM3 PHY V2 (Hard) - TSMC N3P
- USB4 Gen3 x2-lane PHY, TSMC N5, 1.2V, N/S orientation, type-C
Related News
- 创意电子采用 Cadence 数字解决方案完成首款台积电 N3 制程芯片及首款 AI 优化的 N5 制程设计
- 新思科技获台积公司N3E和N4P工艺认证,推动下一代移动和HPC芯片创新
- 新思科技EDA和IP完整解决方案获台积公司N3E工艺认证,加速HPC、AI、和移动领域设计
- Alphawave IP为台积公司N3E工艺实现首次测试芯片流片