SmartDV亮相 2020年虚拟三星SAFE论坛,展示设计和验证IP产品组合
Attendees Can Learn How SmartDV Design and Verification Solutions Enable Users to Get to Market Quickly, Confidently
SAN JOSE, CALIF –– October 20, 2020 ––
WHO: SmartDV™ Technologies, the Proven and Trusted choice for Design and Verification Intellectual Property (IP)
WHAT: Will highlight its Design and Verification IP portfolio at Samsung’s SAFE™ Forum 2020, along with SmartConf testbench generator, an add-on automation tool to its Verification IP portfolio, and Smart ViPDebug™, a visual protocol debugger that reduces debug time. Specific Design and Verification IP to be showcased includes:
- Verification IP for Arm® AMBA® CHI, CXS and LPI protocols
- Memory controller Design IP for high-speed HBM2/2E, HBM3, GDDR6 and LPDDR4/5 memories
- Design IP for video, imaging and entertainment systems such as V-by-One, VESA DSC, HDCP 2.3, HDMI CEC, HDMI eARC, CXP and SLVS-EC.
- Design IP for PCIe® CXL its new Verification IP that supports MIPI A-PHY v1.0, the industry-standard, long-reach serializer-deserializer (SerDes) physical layer interface.
SmartDV will also present its RISC CPU Verification tool and provide on-demand demonstrations of its Smart ViPDebug™, a visual protocol debugger that reduces debug time.
WHEN: Wednesday, October 28, beginning at 10 a.m. P.D.T.
WHERE: Online. Register at the Samsung SAFE Forum 2020 website.
Attendees can schedule virtual or meetings to learn more about SmartDV’s Design and Verification IP solutions and how they enable users to get to market quickly and confidently at demo@smart-dv.com.
About SmartDV
SmartDV™ Technologies is the Proven and Trusted choice for Design and Verification IP with the best customer service from more than 250 experienced ASIC and SoC design and verification engineers. SmartDV offers high-quality standard protocol Design and Verification IP for simulation, emulation, field programmable gate array (FPGA) prototyping, post-silicon validation, formal property verification and RISC-V CPU verification. All of its Design and Verification IP solutions can be rapidly customized to meet specific customer design needs. The result is Proven and Trusted Design and Verification IP used in hundreds of networking, storage, automotive, bus, MIPI and display chip projects throughout the global electronics industry. SmartDV is headquartered in Bangalore, India, with U.S. headquarters in San Jose, Calif.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- 三星及其代工合作企业在 2021 年第三届安全论坛上展示强大设计基础架构解决方案
- Vidatronic与您相约在10 月San Jose举办的三星代工论坛和 SAFE™ 论坛
- 三星在2019慕尼黑Samsung Foundry论坛上推出针对EMEA市场量身定制的高端汽车Foundry解决方案
- 新思科技与Samsung Foundry合作共同完成三星SAFE云设计平台的推出