Creonic推出具有Polar和LDPC FEC IP内核的5G产品线
Kaiserslautern, Germany, Dec. 18, 2017 - Creonic GmbH today announced its new product line for 5G FEC (forward error correction). The product line covers LDPC decoder as well as Polar encoder and decoder IP cores for this latest 3GPP specification (3GPP Release 15).
The LDPC core comprises HARQ combining, rate matching, LDPC decoding, and CRC check. It supports base graph 1 and base graph 2 type LDPC codes with all code rates. The Polar decoder is designed for lowest latency requirements.
The new IP cores are suitable for ASIC and FPGA technology. They are updated as the 5G specification evolves and will be ready when the 3GPP specification is finalized.
As leader in FEC IP cores, Creonic is proud to offer the new 5G IP cores following the continuous develepment effort of its silicon-proven product portfolio.
For more information, please visit the product pages or contact us.
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for several algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The company offers the richest product portfolio in this field, covering standards like DVB-S2X, 5G, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit our website at www.creonic.com.
Related Semiconductor IP
- 5G Combo Serdes for USB/PCIe, TSMC 28HPC+, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 22ULL 2.5V, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 22ULL 1.8V, N/S orientation
- 5G Combo Serdes for USB/PCIe, TSMC 12FFC, N/S orientation
- Optimize your 5G NR O-RAN Split 7.2X design with EIC cutting-edge PRACH Design and Verification Suite
Related News
- Creonic在EuCNC技术研讨会上展示其Beyond 5G FEC IP产品
- Creonic提供新的CCSDS LDPC前向纠错IP内核
- Creonic加盟EPIC项目为Beyond-5G Tb / s使用案例开发FEC代码
- Achronix攜手AccelerComm eFPGA加速5G產品設計時程