Chipus利用SilTerra I18L技术开发物联网模拟IP
Florianópolis, Brazil -- May 10th, 2018 -- Chipus is announcing the tape out of its Ultra-Low-Power IoT Analog IPs, targeted for SilTerra’s IoT platform, as part of the strategic partnership to provide analog IP solutions for customers.
The tape out of a testchip with a set of analog IPs for SilTerra 0.18um I18L IoT Platform has been confirmed and sent out to prototyping. Chipus highlights the short development time, based on ULP expertise, focused on significantly reducing time-to-market. The development of these IPs was made public in a jointly announced press release dated March 7th as part of a partnership between SilTerra and Chipus for the development of analog IP solutions for the Internet-of-Things (IoT) market.
The development of these IPs is divided in two phases and this tape out is an important milestone in the first phase of the development.
In this testchip, the following circuits were prototyped:
- CM6214ff —Temperature sensor
This IP features a built-in 200kHz sigma-delta modulator working from -40°C up to 125°C. - CM4036ff True ULP 32.768Hz RTC oscillator
This IP is a 120nA current consumption RTC oscillator - CM4033ff Low TC ULP 32.768HZ RTC oscillator
This IP is an RTC oscillator featuring 32.768Hz +/- 4% PVT after trimming consuming up to 325nA (temperature range -40°C up to 125°C) - CM4034ff 3.3V 6MHz high accuracy oscillator
This IP is a 6MHz oscillator featuring +/- 1% PVT after trimming (supply: 3V to 3.6V and -20°C to 85°C) - CM4035ff 1.8V 6MHz high accuracy oscillator
This IP is a 6MHz oscillator featuring +/- 1% PVT after trimming (supply: 1.62V to 1.98V and -20°C to 85°C) - CM1223ff ULP bandgap reference
This is an ultra-low power bandgap reference consuming 210nA and featuring TC smaller than 40ppm/°C
“We are pleased to tape out these IPs. This should enforce the commitment that Chipus and SilTerra have with their customers and to the future of the cooperation” stated Murilo Pessatti, Chipus’ CEO.
The other IPs that were announced in March, and that are listed in the joint press release between the Malaysian-based wafer foundry and the Brazilian semiconductor and IC design services company, are part of the second phase of the development whose tape-out is scheduled for Q3/2018.
"This first set of analog IPs for SilTerra IoT platform are important building blocks required in several IoT end node applications. This tape-out is an important milestone but we are looking forward to the silicon results that we plan to publish in Q3/2018", said Paulo A. Dal Fabbro, Chipus CTO.
More information and IP documentation can be obtained at Chipus website or under request.
About Chipus
Chipus Microelectronics is a semiconductor company with proven expertise in the development of ultra-low-power, low-voltage, analog and mixed-signal integrated circuits (ICs) and systems on chip (SoCs).
Relying on a strong experience in power management and data converters, the company has more than 200 IP mixed-signal blocks in process nodes from 40nm to 0.35um of various foundries. Since its foundation in 2008, Chipus has provided IC design services in leading edge technologies also, including down to 28nm and 10nm, with firm commitment and flexible client support to customers worldwide (USA and Americas, Europe, and Asia).
Headquartered in Florianópolis, Brazil, Chipus has a US subsidiary in Silicon Valley and sales team in Europe.
Assuring quality standards, Chipus is ISO 9001:2015 certified.
For additional information on Chipus or its services, please visit: www.chipus-ip.com
Related Semiconductor IP
- OTP One Time Programmable IP Silterra 160HV
- Silterra 0.11um Ultra Low Leakage 6track PMK Library
- Silterra 0.11um Ultra Low Leakage 6track Std Cell Library
- Silterra 0.11um ULL Single-Port/Dual-Port SRAM, Single-Port Register File and Via ROM Compiler
- Silterra 0.11um ULL Process Multiple power supply IO library with high voltage tolerance
Related News
- Agile Analog 推出首套完整始终在线 IP 子系统
- 西门子推出Solido 仿真套件,强化人工智能验证解决方案
- Chipus Microelectronics成为Silterra的官方设计合作伙伴
- Analog Bits'在DesignCon展示其革命性串行高速I/O (SerDes) IP,功耗减至一半并支持多种标准