Cadence与Samsung Foundry合作加速4纳米及更高工艺的超大规模计算SoC设计
SAN JOSE, Calif. -- April 8, 2021 -- 楷ç»çµåï¼ç¾å½ Cadence å ¬å¸ï¼NASDAQï¼CDNSï¼ä»æ¥å®£å¸ï¼å·²é¢åSamsung Foundry 4çº³ç±³åæ´é«çå·¥èºèç¹æ¨åºä¼åçCadence® æ°åå ¨æµç¨20.1çæ¬ãåºäºæ¬æ¬¡åä½ï¼è®¾è®¡å¸å¯ä»¥ä½¿ç¨Cadenceå·¥å ·è¾¾å°æ´ä¼çåèãæ§è½åé¢ç§¯ï¼PPAï¼ç®æ ï¼ä»¥åé¢åè¶ å¤§è§æ¨¡è®¡ç®åºç¨äº¤ä»ç²¾ç¡®ä¸ä¸æ¬¡æµçæåçè¯çã
Cadenceæ°åæµç¨20.1çæ¬é对Samsung Foundryå è¿å·¥èºææ¯æä¾é身æé çä¼åè½åãä¾å¦ï¼iSpatialææ¯å¯ä»¥æ¯æä»Genus™ Synthesis Solution综åè§£å³æ¹æ¡å°Innovus™ Implementation System设计å®ç°ç³»ç»å©ç¨ç»ä¸çç¨æ·çé¢åæ°æ®åºè¿è¡æ ç¼ç»åãæºå¨å¦ä¹ ï¼MLï¼åè½å¯å¸®å©ç¨æ·å©ç¨ç°æè®¾è®¡æ¥è®ç»GigaOpt™ ä¼åææ¯ï¼ç¸æ¯ä¼ ç»å¸å±æµç¨å®ç°è®¾è®¡è£åº¦çæå°åã
ç»å髿§è½æ¶éç½ç»æ¶æï¼æ°åGigaPlace XLææ¯æ¯æå¤§å/æ ååå 忥å¸å±ï¼æ¯æèªå¨åçå¾è§åï¼ä»èè¾¾å°æ´é«ç设计ç产åï¼åæ¶å¤§å¹ ä¼å线é¿ååèãç»ä¸ç设计å®ç°ãæ¶åºåIRç¾æ ¸å¼æè¿ä¸æ¥å¢å¼ºäºç¾æ ¸æ¶æï¼åå°è®¾è®¡è£åº¦åè¿ä»£æ¬¡æ°ã为äºå éSamsung Foundryå è¿å·¥èºææ¯ç设计æµç¨ï¼ç°å·²æ¨åºé对大å/æ ååå 忥å¸å±ãæ¶éç½ç»ã平衡çHåæ¶éæ åå¸ãåçè¾åºç½ç»åIRä¼åçéç¨é«æ§è½è®¡ç®ï¼HPCï¼ä»»å¡çæµç¨ç¤ºä¾ã
宿´çCadence RTL-to-GDSæµç¨ä¹é¢åSamsung Foundryçå·¥èºææ¯è¿è¡äºä¼åï¼å æ¬Genus Synthesis Solution综åè§£å³æ¹æ¡ãCadence Modus DFTè½¯ä»¶è§£å³æ¹æ¡ãInnovus Implementation System设计å®ç°ç³»ç»ãQuantus™ Extraction Solution æåè§£å³æ¹æ¡ãTempus™Timing Signoff Solution æ¶åºç¾æ ¸è§£å³æ¹æ¡ãTempus ECO Optionï¼Tempus Power Integrity Solutionçµæºå®æ´æ§è§£å³æ¹æ¡ãVoltus™IC Power Integrity Solutionçµæºå®æ´æ§è§£å³æ¹æ¡ãConformal®Equivalence Checkerçä»·æ§æ£æ¥å¨ãConformal Low Powerä½åèå·¥å ·ãLitho Physical Analyzerå å»ç©çåæå¨ä»¥åCMP Predictor颿µå·¥å ·ã
“ éçè¶ å¤§è§æ¨¡è®¡ç®åèªå¨é©¾é©¶åæ°çæ·±åï¼å¯¹HPC容éçéæ±è¶æ¥è¶é«ã” Samsung Electronicsä»£å·¥è®¾è®¡ææ¯å¢é坿»è£Sangyun Kim表示3éè¿ææ°Samsung Foundryå è¿å·¥èºèç¹ä¸Cadence 20.1æ°åå ¨æµç¨çç»åï¼æä»¬ç客æ·å¯ä»¥æ´å¿«æ´é«æå°å®ç°è®¾è®¡ç®æ ã”
“å ¨æ°ä¼åçCadenceæ°åæµç¨å¸®å©ä½¿ç¨Samsung Foundryå è¿å·¥èºææ¯çå®¢æ·æ´å®¹æå®ç°PPAç®æ ï¼”Cadenceå ¬å¸æ°åä¸ç¾æ ¸ç åäºä¸é¨å ¨ç坿»è£Michael Jackson表示3å¾çäºåSamsung Foundryçé¿æåä½ï¼è®¾è®¡å¸å¯ä»¥å¿«éé纳Samsung Foundryç»è¿éªè¯çHPCæ¹æ³è®ºï¼ææ¶å®ç°åè¶çç¡ çæ§è½ã”
Cadence 20.1æ°åå ¨æµç¨æ¯æå ¬å¸çæºè½ç³»ç»è®¾è®¡™æç¥ï¼Intelligent System Design™ ï¼ï¼å©å客æ·å®ç°SoCåè¶è®¾è®¡ãæå ³å è¿èç¹æ°åè®¾è®¡è§£å³æ¹æ¡çæ´å¤ä¿¡æ¯ï¼è¯·è®¿é®www.cadence.com/go/advnodesã
å ³äº Cadence
Cadenceæ¯çµå设计é¢åçå ³é®é¢å¯¼è ï¼æ¥æè¶ è¿30å¹´ç计ç®è½¯ä»¶ä¸ä¸ç§¯ç´¯ãå ¬å¸åºäºæºè½ç³»ç»è®¾è®¡çç¥ï¼äº¤ä»è½¯ä»¶ã硬件åIPï¼å©å客æ·å°è®¾è®¡æ¦å¿µè½¬å为ç°å®ãCadenceæ¥æä¸çä¸æå ·åæ°ç²¾ç¥çä¼ä¸å®¢æ·ç¾¤ï¼ä»ä»¬åæ¶è´¹çµåãè¶ å¤§åè®¡ç®æºã5Géè®¯ãæ±½è½¦ãèªç©ºãå·¥ä¸åå»ççæå ·æ´»åçåºç¨å¸åºäº¤ä»ä»è¯çãçµè·¯æ¿å°ç³»ç»çåè¶çµå产åãCadence å·²è¿ç»å å¹´ååç¾å½ãè´¢å¯ãæå¿è¯éç 100 å®¶æéåå·¥ä½çå ¬å¸ãå¦éäºè§£æ´å¤ä¿¡æ¯ï¼è¯·è®¿é®å ¬å¸ç½ç«cadence.com.
Related Semiconductor IP
- AXI Bus Functional Model (BFM)
- Clock Verification IP (VIP)
- ChipScope Pro (IBERT) for Virtex-6 FPGA GTH
- AXI Verification IP (VIP)
- AXI Stream Verification IP (VIP)
Related News
- Cadence 助力三星5G 芯片设计取得突破性成功
- Samsung Foundry验证了2.5 / 3D芯片设计的Cadence系统分析和高级封装设计工具流程
- 新思科技 IC Validator 获三星4nm和5nm先进工艺技术认证
- Cadence推出基于Samsung Foundry 14LPU工艺的汽车电子参考设计流程