Arasan宣布其第二代MIPI D-PHY v1.1 IP方案现可支持台积电22nm工艺技术
San Jose, CA -- Jan 14, 2021 -- Arasan Chip Systems, a leading provider of semiconductor IP for mobile and automotive SoCs, today announced the immediate availability of its 2nd Generation MIPI D-PHY v1.1 IP supporting speeds of up to 1.5 Gbps on TSMC 22nm process technology for SoC designs. The MIPI D-PHY IP is further optimized for lower power targeting wearables and IoT Display applications which require low throughput for their small lower resolution screens, but where power is of paramount importance. The D-PHY IP is also available as a Tx only IP for companies looking to save silicon area and further improve power consumption. The MIPI D-PHY IP is seamlessly integrated with Arasan’s own DSI Tx and DSI Rx IP Cores as part of its Total MIPI Display IP Solution for wearables and IoT.
Arasan’s D-PHY IP is available on both TSMC’s industry-leading 22nm ultra-low power (22ULP) and 22nm ultra-low leakage (22ULL) process technologies. TSMC 22nm ultra-low power (22ULP) is an ideal foundry technology for applications including image processing, digital TVs, set-top boxes, smartphones and consumer products in terms of its power, performance and area (PPA) optimization, while its 22nm ultra-low leakage (22ULL) technology provides significant power reduction to support IoT and wearable device applications.
Arasan has been a contributing member to the MIPI Association 2005 with over a billion chips shipped with its MIPI IP. Arasan MIPI D-PHY IP is proven on its own test chip on TSMC 28nm process, which has been licensed by multiple customers since 2016 and validated along with its CSI IP and DSI IP with 3rd Party VIP as a Total IP Solution. The company’s MIPI CSI, DSI, DPHY and CPHY IP are also used in compliance and production testers further attesting the quality and compliance of Arasan IP.
The MIPI D-PHY IP is also available off the shelf on the TSMC 40nm, 28nm, 16nm and 12nm process technologies.
A D-PHY / C-PHY Combo HDK based on Arasan’s ASIC applications on TSMC 28nm process is also available to licensees of Arasan’s DPHY IP or CPHY IP to prototype their Display or Imaging products before going to production. Customers can license with confidence in Arasan’s MIPI D-PHY IP knowing they can prototype with the real silicon on TSMC 28nm process, which is used in a MIPI Compliance Tester to test for MIPI CSI, DSI, D-PHY and C-PHY Standards Compliance. We are Compliance!
MIPI D-PHY IP Demo
|youtubevideo:Aujzo43tyTc|
About Arasan
Arasan Chip Systems, a contributing member of the MIPI Association since 2005 is a leading provider of IP for mobile storage and mobile connectivity interfaces. Arasan’s high-quality, silicon-proven, Total IP Solutions include digital IP, AMS PHY IP, Verification IP, HDK and Software. Arasan has a focused product portfolio targeting mobile SoCs. The term Mobile has evolved over our two-decades history to include all things mobile – starting with PDAs in the mid 90s to Smartphones & Tablets of the 2000s to today’s Automobiles, Drones and IoTs. Arasan is at the forefront of this evolution of “Mobile” with its standards-based IP at the heart of Mobile SoCs.
Over a billion chips have been shipped with Arasan IP including with all of the top 10 semiconductor companies.
Arasan Chip Systems today announced the immediate availability of its 2nd Generation Ultra Low Power MIPI D-PHY for TSMC 22nm process technology targeting wearables and IoT Device SoC’s where power is of paramount importance.
Related Semiconductor IP
- 2.5G MIPI D-PHY in TSMC 22nm
- MIPI D-PHY Tx-Only 4 Lanes in TSMC (28nm, 22nm, 16nm, 12nm, N7, N6)
- MIPI D-PHY Tx-Only 2 Lanes in TSMC (28nm, 22nm, 16nm, 12nm, N7, N6)
- MIPI D-PHY IP for TSMC (5nm, 6/7nm, 12/16nm, 22nm, 28nm, 40nm)
- MIPI D-PHY Rx-Only 4 Lanes in TSMC (40nm, 28nm, 22nm, 16nm, 12nm, N7, N6)
Related News
- Arasan宣布即将推出用于TSMC 22nm SoC设计的MIPI D-PHY / C-PHY Combo IP
- Arasan宣布推出适用于TSMC 22nm SoC设计并符合D-PHY v1.20规范的超低功耗MIPI D-PHY IP
- Arasan宣布可立即提供台积电22nm工艺制成的MIPI C-PHY / D-PHY Combo IP
- Arasan 推出支持格芯22纳米芯片设计的第二代 MIPI D-PHY,此方案即可投入使用