PCI Express Gen5 IP
Filter
Compare
10
IP
from 6 vendors
(1
-
10)
-
PCIe 5.0 Controller with AMBA AXI interface
- Compliant with the PCI Express 5.0 rev. 0.7 (32 GT/s), 4.0 (16 GT/s), 3.1/3.0 (8 GT/s) and PIPE (8-, 16-, 32- and 64-bit) specifications
-
PCIe 5.0 Controller supporting Endpoint, Root Port, Switch, Bridge and advanced features
- Complies with the PCI Express Base 4.0 Specification, Rev 4.0
- Supports Endpoint, Root-Port, Dual-mode, Switch
- Supports link rate of 2.5, 5.0, 8.0 and 16.0 Gbps per lane.
-
1 to 64 Gbps PCI-Express (PCIe) 6.0 and CXL 3.0 PHY
- High speed performance
- Low power architecture
- Robust training
-
PCIe5.0 PHY & Controller
- Fully compliant with PCI Express Base Specification Revision 5.0
- Fully compliant with PIPE Specifications Revision 4.4.1
- Support Root Complex and Endpoint Mode
- Support Gen1 (2.5Gbps), Gen2 (5Gbps), Gen3 (8Gbps), Gen4 (16Gbps), Gen5 (32Gbps)
-
High Performance, Low Latency PCIe Gen5 PHY
- 8 lane PCIe 32/16/8/5/2.5 Gbps per lane
- Tight skew control of less than 1UI between lanes of the PMA
-
PCIe Gen5 PHY, x2-lane, RC/EP, TSMC 12FFC, N/S orientation
- Fully compliant with PCI Express Base 5.0 electrical specification
- Compliant with PIPE5.2 (PCIe) specification
- Supports all power saving modes (P0, P0s, P1, P2) defined in the PIPE5.2 specification
- Supports L1 PM Substates with CLKREQ#
-
PCIe Gen5/CXL combo PHY, x2-lane, RC/EP, TSMC 12FFC, N/S orientation
- Fully compliant with PCI Express Base 5.0 electrical specification
- Compliant with PIPE5.2 (PCIe) specification
- Supports all power saving modes (P0, P0s, P1, P2) defined in the PIPE5.2 specification
- Supports L1 PM Substates with CLKREQ#
