IP Catalog > MIPI DCS

MIPI DCS IP

Filter
Filter

Login required.

Sign in

Search (30)
Compare 30 IP from 9 vendors (1 - 10)
  • Simulation VIP for MIPI DSI-2
    • Receiver and Transmitter Verification
    • Verifies both DSI processor and peripheral
    • Physical Layer
    • Includes the MIPI D-PHYsm/C-PHYsm VIP for physical layer verification
    Block Diagram -- Simulation VIP for MIPI DSI-2
  • Simulation VIP for MIPI DBI
    • Configuration/Data
    • Supports protocol checks of signal timings
    • Data
    • Supports a variety of callbacks for better control and monitor functions
    Block Diagram -- Simulation VIP for MIPI DBI
  • MIPI DSI-2 Verification IP
    • Full MIPI DSI-2 Tx and Rx functionality.
    • Supports 2.0 MIPI DSI-2 Specification.
    • Support both DPHY and CPHY
    • Supports MIPI DBI specification
    Block Diagram -- MIPI DSI-2 Verification IP
  • MIPI DSI Verification IP
    • Full MIPI DSI Transmitter and Receiver functionality.
    • Supports 1.3.1 MIPI DSI/2.0 MIPI DSI-2 Specifications.
    • Supports PPI interface.
    • Operates as a Transmitter, Receiver, or both.
    Block Diagram -- MIPI DSI Verification IP
  • MIPI DSI-2 Synthesizable Transactor
    • Full MIPI DSI-2 Tx and Rx functionality.
    • Supports MIPI DSI-2 Specification.
    • Support both DPHY and CPHY
    • Supports MIPI DBI specification
    Block Diagram -- MIPI DSI-2 Synthesizable Transactor
  • MIPI DSI Synthesizable Transactor
    • Full MIPI DSI Transmitter and Receiver functionality.
    • Supports MIPI DSI v1.3 and MIPI DSI-2 v1.1 Specifications.
    • Supports PPI interface.
    • Operates as a Transmitter, Receiver, or both.
    Block Diagram -- MIPI DSI Synthesizable Transactor
  • MIPI DSI-2 Transmitter IIP
    • Compliant with MIPI DSI-2 Specification v1.3
    • Compliant with D - PHY Specification v1.1,v1.2,v2.0,v2.1
    • Compliant with C - PHY Specification v0.7,v1.2
    • Compliant with Display Pixel Interface (DPI -2) v 2.0
    Block Diagram -- MIPI DSI-2 Transmitter IIP
  • MIPI DSI-2 Receiver IIP
    • Compliant with MIPI DSI-2 specification v1.3
    • Compliant with D - PHY Specification v1.1,v1.2,v2.0,v2.1
    • Compliant with C - PHY Specification v0.7,v1.2
    • Compliant with Display Pixel Interface (DPI -2) v 2.0
    Block Diagram -- MIPI DSI-2 Receiver IIP
  • MIPI DSI-2 V2 Host Controller Prem
    • Compliant with the MIPI DSI and DSI-2 specifications, v2.1
    • Support for dual MIPI DSI use case with VESA Display Stream Compression (DSC) v1.1 standard
    • Support for video and command modes
    • Wide PPI interface to C-PHY v1.2 and D-PHY v2.1
    Block Diagram -- MIPI DSI-2 V2 Host Controller Prem
  • MIPI DSI-2 V2 Host Controller ASIL Compliant
    • Compliant with the MIPI DSI and DSI-2 specifications, v2.1
    • Support for dual MIPI DSI use case with VESA Display Stream Compression (DSC) v1.1 standard
    • Support for video and command modes
    • Wide PPI interface to C-PHY v1.2 and D-PHY v2.1
    Block Diagram -- MIPI DSI-2 V2 Host Controller ASIL Compliant
×
Semiconductor IP