IP Catalog > DVB Demodulator

DVB Demodulator IP

Filter
Filter

Login required.

Sign in

Search (14)
Compare 14 IP from 5 vendors (1 - 10)
  • DVB-C Demodulator
    • The demodulator is designed to be used together with a cable tuner and an analog to digital converter (ADC).
    • The system has an internal state machine to control the operation, which can be externally configured via the SPI interface.
    • This DVB-C QAM demodulator is supplied as a portable and synthesizable Verilog-2001 IP.
  • DVB-T2 Demodulator and LDPC/ BCH Decoder
    • DVB-T2 EN302 755 V1.2.1, Rev.9 compliant  
    • Supports IF input  
    • Single input – Single output (SISO)  
    • Sampling frequency offset (SFO) tracking and compensation  
    • Carrier frequency offset (CFO) detection and correction  
  • DVB-C Demodulator
    • DVB-C EN 300 429 & ITU-T J.83 Annex A & Annex C compliant QAM demodulator
    • Supports IF input
    • QAM constellations 16, 32, 64, 128 and 256
    • Symbol rates up to 7 MBaud
    Block Diagram -- DVB-C Demodulator
  • DVB-S2X Demodulator
    • Compliant with DVB-S2 and DVB-S2X
    • Supports ACM, CCM, and VCM modes
    • Support for short and long blocks (16,200 bits and 64,800 bits)
    • Support for QPSK to 256-APSK
    Block Diagram -- DVB-S2X Demodulator
  • DVB-S2 Demodulator
    • Compliant with ETSI 302 307 V1.2.1 (2009-08) (DVB-S2)
    • Supports CCM mode for broadcasting. ACM and VCM modes will be available soon
    • Support for QPSK and 8-PSK modulations. 16-APSK and 32-APSK will be available soon
    • Support for short blocks (16200 bits) and long blocks (64800 bits)
  • DVB-S2/S/T2/T/C Combo Demodulator IP (Silicon Proven)
    • Combines a configurable DVB-T2/T/C/S/S2 demodulator.
    • AGC derived from IF
    • Low-power process, design and architecture
    • Includes full suite of low-level drivers and application software, detailed user manuals and reference design schematics
    Block Diagram -- DVB-S2/S/T2/T/C Combo Demodulator IP (Silicon Proven)
  • DVB-S2X NarrowBand Demodulator & Decoder IP (Silicon Proven)
    • This is single demodulator subsystem compliant DVB-S/S2/S2X satellite standards.
    • It is meant to be integrated in the L2A/L2B SOCs. The single demodulator subsystem is made of several blocks.
    • 1 narrow-band demodulator DVB-S / DVBS2 / DVB-S2X up to 65 Msymb/s.
    • 1 DVB-S FEC (Viterbi, Reed-Solomon, Super FEC)
    Block Diagram -- DVB-S2X NarrowBand Demodulator & Decoder IP (Silicon Proven)
  • DVB-S2X NarrowBand Demodulator IP
    • This is single demodulator subsystem compliant DVB-S/S2/S2X satellite standards.
    • It is meant to be integrated in the L2A/L2B SOCs. The single demodulator subsystem is made of several blocks.
    • 1 narrow-band demodulator DVB-S / DVBS2 / DVB-S2X up to 65 Msymb/s.
    • 1 DVB-S FEC (Viterbi, Reed-Solomon, Super FEC)
    Block Diagram -- DVB-S2X NarrowBand Demodulator IP
  • DVB-S2/S Demodulator and Decoder IP (Silicon Proven)
    • Compatible with all ACM (Adaptive Coding and Modulation), VCM (Variable Coding and Modulation) and CCM (Constant Coding and Modulation) configurations of ETSI EN 302 307-1 and ETSI EN 302 307-2.
    • Frame-by-frame selection of frame size, FEC code rate and modulation format (QPSK, 8PSK, 16APSK and 32APSK).
    • Support for DVB-S2 extensions (S2X) FEC code-rates and modulation formats (64APSK, 128APSK and 256APSK)
    • Support for an arbitrary range of symbol rates up to 40% of the master clock frequency
    Block Diagram -- DVB-S2/S Demodulator and Decoder IP (Silicon Proven)
  • DVB S2/S Satellite Tuner SoC White Box IP
    • High volume production proven in leading STBs
    • RF-to-Baseband direct conversion architecture
    • Single 3.3-V DC supply, low consumption
    • Outstanding performance in heavily loaded spectrum conditions
    Block Diagram -- DVB S2/S Satellite Tuner SoC White Box IP
×
Semiconductor IP