64-Bit RISC-V IP

Filter

Compare 84 IP from 17 vendors (1 - 10)

64-bit RISC-V high-performance embedded core
- 64-bit RISC-V high-performance embedded core. Ideal for control/compute/acceleration workloads requiring high performance and 64-bit capabilities.
64-bit RISC-V embedded core with in-order single issue pipeline
- 64-bit RISC-V embedded core with in-order single issue pipeline.
- Optimized for low power and small area.
- Perfectly fits for embedded control.
64-bit RISC-V core with in-order dual issue pipeline based complex for Linux-based systems
- 64-bit RISC-V core with in-order dual issue pipeline based complex.
- Balanced power efficiency and performance.
64-bit RISC-V CPU with M, Zicsr extensions and External Debug support
- Five-stage pipeline
- Harvard architecture
- RV64I Base RISC-V ISA
64-bit RISC-V Multicore Processor with 1024-bit Vector Extension
- 64-bit in-order dual-issue 8-stage CPU core with up to 1024-bit Vector Processing Unit (VPU)
- Symmetric multiprocessing up to 8 cores
64-bit RISC-V Single Core Microprocessor
- RISC-V 64G (RV64IMAFD) ISA
- 6 stage in-order pipeline implementation
- Advanced branch predictor: BTB, BHT, RAS
- Harvard architecture
64-bit RISC-V Application Processor Core
- High computational throughput with 7-stage pipeline and branch predictor
- Support for RISC-V single and double precision FPU
64-bit RISC-V Application Processor Core
- 64-bit RISC-V core
- Linux capable
- In-order 7-stage pipeline
The S5 Series offers 64-bit RISC-V performance with 32-bit power and area
- Up to 8 coherent S5 Cores and optional L2 Cache Controller
- Configurable core performance
- Double precision Floating Point Unit
- Level 1 Memory System and ECC
High Performance 64-bit RISC-V Multi-Core Application Processor
- U7 allows for instantiation of up to 9 U7 and/or S5 cores as well as a configurable Level 2 Cache
- U7 Core Architectural Features
- Performance and Area
- Functional Safety and Security and Real Time features