OTP IP
Welcome to the ultimate OTP IP hub! Explore our vast directory of OTP IP
All offers in
OTP IP
Filter
Compare
1,082
OTP IP
from 6 vendors
(1
-
10)
-
OTP
- Bit Cell Structure : 0.5 Transistor based
- Bit Cell Size : 7.5F2
- Bit Cell Process : Standard CMOS Logic Process plus one extra mask
- On-chip Capacity : Up to 256Mb beyond 4Mb Scalable to 20 nm node and below
-
512x8 Bits OTP (One-Time Programmable) IP, TSMC 12FFC 0.8V/1.8V Process
- Fully compatible with TSMC 12FFC 0.8V/1.8V
- Low voltage: 0.8 V ± 10% for read and 1.1 V ± 5% for program
- High speed: 10µs program time per bit, and 50ns read 8-bit at a time
-
4Kx16 Bits OTP (One-Time Programmable) IP, UMC 110 nm 1.2V/3.3V L110AE Process
- Fully compatible with UMC Logic/Mixed-Mode 110nm Aluminum Enhancement CMOS process
- Low voltage: 1.2 V ± 10% read voltage, 3.8 V ± 5% program voltage
- High speed: 10-µs program time per bit
- Wide temperature: -40°C to 125°C read and 10°C to 40°C program
-
64x8 Bits OTP (One-Time Programmable) IP, X-FAB 0.18um XH018 Modular Mixed Signal Process
- Fully compatible with X-FAB 0.18um XH018 process
- Wide operating voltage range: 1.62V-3.63V read voltage and 3.6V+/-5% program voltage
- Programming time: 10µs program time per bit
- Wide temperature range: -40°C to 125°C for read and 10°C to 40°C for program
-
64x8 Bits OTP (One-Time Programmable) IP, UMC 55nm ULP standard CMOS core logic Process
- Fully compatible with standard 55nm ULP CMOS core logic process
- Low voltage: 0.95 V ± 10% read voltage, 1.5 V ± 0.1V program voltage
- High speed: 10-µs program time per bit, and 200-ns cycle time read
- Wide temperature: from -40°C to 125°C
-
768x39 Bits OTP (One-Time Programmable) IP, TSMC 55ULP 0.9V–1.2V / 2.5V Process
- Fully compatible with TSMC 55nm ULP 0.9–1.2V / 2.5V CMOS process
- Low voltage: 0.85–1.32 V for read and 1.77 V ± 5% for program
- High-speed program: 10-us single-bit programming
- Operating temperature range: -40°C to 150°C for read and -40°C to 125°C for program
-
16Kx33 Bits OTP (One-Time Programmable) IP, TSMC 40LP 1.1V/2.5V Process
- Fully compatible with TSMC 40nm LP standard CMOS core logic process
- Low voltage: 1.1 V ± 10% for read and 2.7 V ± 5% for program
- AEC-Q100 Grade 1
- Wide temperature range: -40 °C to +125 °C for program and -40 °C to +150 °C for read