Deskew PLL IP for UMC
Welcome to the ultimate
Deskew PLL IP
for
UMC
hub! Explore our vast directory of
Deskew PLL IP
for
UMC
All offers in
Deskew PLL IP
for
UMC
Filter
Compare
92
Deskew PLL IP
for UMC
from 3 vendors
(1
-
10)
-
Aeonic Generate Clock Generation Module [PLL], 8x smaller than fractional analog solutions
- Process portable
- Proven (65nm to 3nm)
- Full SCAN testable
- Core voltage supply
-
UMC L90SP 90nm Deskew PLL - 120MHz-600MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
UMC L90SP 90nm Deskew PLL - 60MHz-300MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
UMC L90SP 90nm Deskew PLL - 240MHz-1200MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
UMC L90GOD 90nm Deskew PLL - 250MHz-1250MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
UMC L90GOD 90nm Deskew PLL - 125MHz-625MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
UMC L90GOD 90nm Deskew PLL - 500MHz-2500MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
UMC L90G 90nm Deskew PLL - 180MHz-900MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
UMC L90G 90nm Deskew PLL - 90MHz-450MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.
-
UMC L90G 90nm Deskew PLL - 360MHz-1800MHz
- Designed to eliminate clock distribution latency in systems and individual chips.
- Precisely aligns the clock distribution output with a reference clock.
- Provides a zero-delay feedback divider and zero-skew divided clock outputs.