IP Catalog > Foundries > SMIC > Memory & Libraries IP > I/O Library IP > General-Purpose I/O (GPIO) IP

General-Purpose I/O (GPIO) IP for SMIC

Welcome to the ultimate General-Purpose I/O (GPIO) IP for SMIC hub! Explore our vast directory of General-Purpose I/O (GPIO) IP for SMIC
All offers in General-Purpose I/O (GPIO) IP for SMIC
Filter
Filter

Login required.

Sign in

Login required.

Sign in

Search (108)
Compare 108 General-Purpose I/O (GPIO) IP for SMIC from 4 vendors (1 - 10)
  • CSMC 0.13um LP IO Library
    • CSMC 0.13um LP Logic 1P8M Salicide 1.2V/3.3V Process.
    • 3.3V I/O, 1.2V Core, 5V Tolerant.
    • Both Inline and Stagger Compatible IO Pads.
    • Configurable Input-Output and Skew Rate Control.
  • CSMC 0.13um IO Library
    • CSMC 0.13um Logic 1P8M Salicide 1.2V/3.3V Process.
    • 3.3V I/O, 1.2V Core, 5V Tolerant.
    • Both Inline and Stagger Compatible IO Pads.
    • Configurable Input-Output and Skew Rate Control.
  • CSMC13V33 process DUPIO, This library includes analog I/O cells and digital I/O cells and supports Inline DUP I/O pad.
    • VeriSilicon CSMC 0.13μm 1.2V/3.3V DUP I/O Cell Library supports design with six, seven or eight layers of metal.
  • 3.3V Wide-Range General Purpose I/O Pad Set
    • Multi-Voltage (1.2V, 1.5V, 1.8V)
    • LVCMOS / LVTTL input with selectable hysteresis
    • Programmable drive strength (rated 2mA to 12mA)
    • Selectable output slew rate
  • 3.3V Wide-Range General Purpose I/O Pad Set
    • Bidirectional GPIO Driver Features
    • ? Multi-Voltage (1.2V, 1.5V, 1.8V)
    • ? LVCMOS / LVTTL input with selectable hysteresis
    • ? Programmable drive strength (rated 2mA to 12mA)
  • SMIC 0.18um LL 5v IO Library
    • SMIC 0.18um LL Logic 1P6M Salicide 1.8V/5V Process.
    • 5V I/O, 1.8V Core
    • Both Inline and Stagger Compatible IO Pads.
    • Configurable Input-Output and Skew Rate Control.
  • SMIC 0.18um LL IO Library
    • SMIC 0.18um LL Logic 1P6M Salicide 1.8V/3.3V Process.
    • 3.3V I/O, 1.8V Core, 5V Tolerant.
    • Both Inline and Stagger Compatible IO Pads.
    • Configurable Input-Output and Skew Rate Control.
  • SMIC 0.18um IO Library
    • SMIC 0.18um Logic 1P6M Salicide 1.8V/3.3V Process.
    • 3.3V I/O, 1.8V Core, 5V Tolerant.
    • Both Inline and Stagger Compatible IO Pads.
    • Configurable Input-Output and Skew Rate Control.
  • SMIC 0.15um IO Library
    • SMIC 0.15um Logic 1P7M Salicide 1.5V/3.3V Process.
    • 3.3V I/O, 1.5V Core, 5V Tolerant.
    • Both Inline and Stagger Compatible IO Pads.
    • Configurable Input-Output and Skew Rate Control.
  • SMIC 0.13um LL IO Library
    • SMIC 0.13um LL Logic 1P8M Salicide 1.2V/3.3V Process.
    • 3.3V I/O, 1.2V Core, 5V Tolerant.
    • Both Inline and Stagger Compatible IO Pads.
    • Configurable Input-Output and Skew Rate Control.
×
Semiconductor IP