SMIC 0.18um LL 5v IO Library
Overview
SMIC 0.18um LL process 1.8v/5v Generic IO library
Key Features
- SMIC 0.18um LL Logic 1P6M Salicide 1.8V/5V Process.
- 5V I/O, 1.8V Core
- Both Inline and Stagger Compatible IO Pads.
- Configurable Input-Output and Skew Rate Control.
- Robust ESD (>2000V) and Latch-up Immunity (+/-200 mA).
Technical Specifications
Foundry, Node
SMIC 0.18um
Maturity
Silicon Proven
SMIC
Pre-Silicon:
180nm
EEPROM
,
180nm
G
,
180nm
LL
Related IPs
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- A 180nm Flip-Chip IO library with 1.2-1.8V GPIO, 1.8V & 5V analog/RF, 20-36V ultra-low leakage low-cap HV analog and OTP program cell
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- SMIC 0.18um LL IO Library
- GSMC 0.18um Low Power 9track Standard Cell Library, 1.8v operating voltage