IP Catalog > DSP & Math IP > Error Correction/Detection IP > Polar IP

Polar IP

Welcome to the ultimate Polar IP hub! Explore our vast directory of Polar IP
All offers in Polar IP
Filter
Filter

Login required.

Sign in

Search (9)
Compare 9 Polar IP from 9 vendors (1 - 9)
  • Complete FEC Encoder Solution compliant to LTE/ LTE A Specification
    • Controlled selection of Turbo or Convolution path (based on data blocks input or control data input)
    • Rate 1/3 tail biting Convolution encoder
    • Rate 1/3 turbo encoder
    • Rate matching for Turbo coded transport channels
    Block Diagram -- Complete FEC Encoder Solution compliant to LTE/ LTE A Specification
  • 5G Polar Intel® FPGA IP
    • The 5G Polar Intel® FPGA IP implements a forward error correction (FEC) encoder and decoder based on polar codes compliant with the 3rd Generation Partnership Project (3GPP) 5G specification for integration into your wireless design
    • Polar codes represent an emerging class of error correction supporting the high throughput requirements for 5G new radio (NR).
    Block Diagram -- 5G Polar Intel® FPGA IP
  • Polar Encoder / Decoder for 3GPP 5G NR
    • The patented polar encoding and decoding IP for the 3GPP New Radio uplink and downlink includes the entire processing chain, to provide quick and easy integration and minimize the amount of extra work needed.
    • The polar core uses PC- and CRC-aided SCL polar decoding techniques, in order to achieve compromise-free error correction performance.
    Block Diagram -- Polar Encoder / Decoder for 3GPP 5G NR
  • NR-5G Polar Encoder /Decoder
    • The NR-5G Polar encoder/decoder is developed for 5G new radio.
    • Fully compliant with 3GPP TS 38.212  Sections 5.2.1, 5.3.1, 5.4.1 and 5.5
  • NR-5G Polar Decoder and Encoder
    • The Forward Error Correction (FEC) sub-system is one of the essential basing blocks in any communication systems so a powerful FEC code is needed.
    • The New Radio (NR) FEC for the control channel is proposed to be designed based on Polar codes allowing close to the Shannon limit/Capacity operation.
    • The Polar code successive cancellation decoding process as needed for 3GPP physical layer standard.
  • 100 Gbit/s Polar Encoder and Decoder with soft-decision LLR input
    • Fully synchronous design, using single clock
    • Fully synthesizable drop-in module for FPGAs
    • Optimized for high performance and low resources
  • Generic Polar FEC Encoder and Decoder
    • Fully-pipelined architecture
    • Support for systematic and non-systematic encoding
    • Support for coded block lengths of up to 1024 bits
    • Support for a wide variety of
  • Polar Encoder / Decoder
    • Polar encode or decode
    • Throughput(1) up to:
  • 5G Polar encoder/decoder
    • CRC handling, with scrambling mask, configurable LFSR init.
    • Interleaver for distributed CRC
×
Semiconductor IP