Arithmetic & Logic Unit IP

Welcome to the ultimate Arithmetic & Logic Unit IP hub! Explore our vast directory of Arithmetic & Logic Unit IP
All offers in Arithmetic & Logic Unit IP
Filter
Filter

Login required.

Sign in

Compare 2 Arithmetic & Logic Unit IP from 2 vendors (1 - 2)
  • Parameterizable pipelined multiplier
    • Synthesizeable, technology-independent IP Core for FPGA/ASIC and SoC
    • Coded with SystemVerilog
    • Wrapped with AXI Stream interface
    • 16-bit Fixed-Point Representation/Operation
    • Suitable for DSP or Machine Learning Applications
    Block Diagram -- Parameterizable pipelined multiplier
  • Additive White Gaussian Noise Generator
    • High precision AWGN Channel emulator.
    • Programmable Pseudo Random Generator(LFSR).
    • Programmable number of output bits.
    Block Diagram -- Additive White Gaussian Noise Generator
×
Semiconductor IP