Arithmetic & Logic Unit IP
Welcome to the ultimate Arithmetic & Logic Unit IP hub! Explore our vast directory of Arithmetic & Logic Unit IP
All offers in
Arithmetic & Logic Unit IP
Filter
Compare
8
Arithmetic & Logic Unit IP
from 4 vendors
(1
-
8)
-
Parameterizable pipelined multiplier
- Synthesizeable, technology-independent IP Core for FPGA/ASIC and SoC
- Coded with SystemVerilog
- Wrapped with AXI Stream interface
- 16-bit Fixed-Point Representation/Operation
- Suitable for DSP or Machine Learning Applications
-
Additive White Gaussian Noise Generator
- High precision AWGN Channel emulator.
- Programmable Pseudo Random Generator(LFSR).
- Programmable number of output bits.
-
Very Small Form-Factor Division Core
- Optimized design allows customers to target cost efficient FPGAs.
- Can be tailored to customer needs
- Fully synchronous design using only one clock
- Area/Power efficient architecture