USB1.1 PHY Feature USB 1.1 On-The-Go PHY; UMC 55nm Logic Low Power Low-K Process
Overview
USB1.1 PHY Feature USB 1.1 On-The-Go PHY; UMC 55nm Logic Low Power Low-K Process
Technical Specifications
Short description
USB1.1 PHY Feature USB 1.1 On-The-Go PHY; UMC 55nm Logic Low Power Low-K Process
Vendor
Vendor Name
Foundry, Node
UMC 55nm
UMC
Pre-Silicon:
55nm
Related IPs
- USB 1.1 PHY, Support Low Speed and Full Speed - HLMC 55nm
- USB 1.1 PHY, Support Low Speed and Full Speed - HHGrace 110nm
- USB1.1 PHY Feature USB 1.1 On-The-Go PHY; UMC 0.11um HS/AE (AL Advanced Enhancement) Logic Process, without internal power clamping circuit
- USB1.1 PHY Feature USB 1.1 On-The-Go PHY; UMC 55nm Logic e-Flash Process
- USB 3.1 PHY
- 64x8 Bits OTP (One-Time Programmable) IP, UMC 55nm ULP standard CMOS core logic Process