UMC 55nm EFLASH Process Dual-Port SRAM Memory Compiler
Overview
UMC 55nm EFLASH Process Dual-Port SRAM Memory Compiler
Technical Specifications
Short description
UMC 55nm EFLASH Process Dual-Port SRAM Memory Compiler
Vendor
Vendor Name
Foundry, Node
UMC 55nm eNVM EFLASH/EE2PROM/LP-SPLIT_GATE
UMC
Pre-Silicon:
55nm
Related IPs
- Single Port SRAM Compiler IP, UMC 65nm SP process
- Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k
- Single Port SRAM compiler - Memory optimized for ultra high density and high speed - Dual Voltage - compiler range up to 640 k
- Single Port SRAM compiler - Memory optimized for ultra low power and high density - Dual Voltage - compiler range up to 512 k