This is GPIO Block Configurable on AMBA APB/ AHB Interface with wide configuration option
Overview
This is GPIO Block Configurable on AMBA APB/ AHB Interface with wide configuration option to control a PAD and Wide Option to interface internal Chip Ips and Expose signals in different modes, Options, debounce filtering and much more.
Key Features
- Features -
- 1. High Configurable
- 2. Configurable Number of pins
- 3. Override and Debounce options.
Benefits
- Supports wide ranges of PADS.
- Block Compliant to AMBA AHB and AMBA APB Slave Standard
Applications
- General GPIO Block can be used on any SOC.
Deliverables
- Standard Deliverables list -
- 1. Source Code in verilog.
- 2. Test Bench.
- 3. Simulation Scripts.
- 4. Synthesys scripts.
- 5. Documentation
- 6. User Guide.
Technical Specifications
Maturity
HIGH, Final, Stable, Tested
Availability
Available
Related IPs
- This is fully protocol Compiaint AHB Master to AXI4 Compliant Protocol Translator Block.
- SPI Controller IP- Master/Slave, Parameterized FIFO, AMBA APB / AHB / AXI Bus
- SPI Controller IP- Master-only, Parameterized FIFO, AMBA APB / AHB / AXI Bus
- This is a Generic fifo with configurable Depth, Configurable Width and Different Clock Domain Crossing options.
- Enhanced SPI Controller IP- Master/Slave, Parameterized FIFO, AMBA APB / AHB / AXI Bus. Supports eSPI Master & Slave and SPI Master & Slave functions
- SPI Slave IP transfers to/from a AMBA APB, AXI, or AHB Interconnect