The S5 Series offers 64-bit RISC-V performance with 32-bit power and area
Overview
The S5 Series offers 64-bit RISC-V performance with 32-bit power and area. The S5 core has a 5-6 stage pipeline, offering a great balance between performance and efficiency.
Key Features
- Up to 8 coherent S5 Cores and optional L2 Cache Controller
- Configurable core performance
- Double precision Floating Point Unit
- Level 1 Memory System and ECC
- Number, type, and width of bus interfaces
- Support for SiFive Insight Advanced Trace and Debug
Applications
- Consumer Electronics
- Motor Control
- Industrial Automation
- Storage
- High-performance embedded
Deliverables
- RTL Evaluation
- Test Bench RTL
- Software Development Kit
- FPGA Bitstream
- Documentation
Technical Specifications
Short description
The S5 Series offers 64-bit RISC-V performance with 32-bit power and area
Vendor
Vendor Name
Maturity
Now
Related IPs
- Compact, Secure and Performance Efficiency 32-bit RISC-V Core
- Compact and Performance Efficiency 32-bit RISC-V Core
- 64-bit embedded processor, fully compliant with the RISC-V ISA
- 64-bit CPU with Modern RISC Architecture, MemBoost and PMA
- Compact High-Speed 32-bit CPU Core with MemBoost and PMA
- 64-bit CPU with RISC-V Vector Extension