Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm eHV process
Overview
UMC 55nm HV/HVT Low-K Logic process high speed Standard Core Library.
Technical Specifications
Short description
Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm eHV process
Vendor
Vendor Name
Foundry, Node
UMC 55nm eHV
UMC
Pre-Silicon:
55nm
Related IPs
- CSMC 0.13um 9track HVT Standard Cell Library, 1.2v operating voltage
- Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm SP process
- Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm LP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 55nm LP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 40nm LP process