Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 40nm LP process
Overview
UMC 40nm LP/HVT Logic process 12-Track high speed Cell POWERSLASH Library (C40).
Technical Specifications
Short description
Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 40nm LP process
Vendor
Vendor Name
Foundry, Node
UMC 40nm LP
UMC
Pre-Silicon:
40nm
LP
Related IPs
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 55nm LP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 12 tracks, UMC 28nm HLP process
- CSMC 0.13um 9track HVT Standard Cell Library, 1.2v operating voltage
- Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm eHV process
- Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm SP process
- Standard Cell (Ultra High Speed) Library IP, HVT, 12 tracks, UMC 55nm LP process