Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HPC process
Overview
UMC 28nm HPC/HVT Logic and Mixed-Mode process 7-Track POWERSLASH Kit Cell Library C35.
Technical Specifications
Short description
Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HPC process
Vendor
Vendor Name
Foundry, Node
UMC 28nm HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPM
,
28nm
LP
Related IPs
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 40nm LP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 55nm LP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 55nm SP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process
- CSMC 0.13um 9track HVT Standard Cell Library, 1.2v operating voltage