Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HPC process
Overview
UMC 28nm HPC/HVT Logic and Mixed-Mode process 7-Track POWERSLASH Kit Cell Library C35.
Technical Specifications
Foundry, Node
UMC 28nm HPC
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPM
,
28nm
LP
Related IPs
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 40nm LP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 55nm LP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 55nm SP process
- Standard Cell PowerSlash(TM) Library IP, HVT, 7 tracks, UMC 28nm HLP process
- CMM lane operating from 1.25G~8G ,UMC 28nm HPC Process