Specialty SSTL IO IP, UMC 0.18um G2 process
Overview
UMC 0.18um GII Logic process SSTL2 ClassI with 3.3V LVTTL combo IO Cell Library.
Technical Specifications
Foundry, Node
UMC 180nm G2
UMC
Pre-Silicon:
180nm
Related IPs
- Specialty SSTL IO IP, UMC 0.18um G2 process
- Specialty SSTL IO IP, UMC 0.18um G2 process
- Specialty SSTL IO IP, UMC 0.18um G2 process
- Specialty Analog ESD IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um G2 process
- Specialty PECL IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um G2 process
- Specialty PCI IO IP, BOAC (Bonding Over Active Circuit), UMC 0.18um G2 process