Processor System Reset Module
Overview
The Xilinx Processor System Reset Module design allows the customer to tailor the design to suit their application by setting certain parameters to enable/disable features. The parameterizable features of the design are discussed in Processor System Reset Module Design Parameters.
Key Features
- Asynchronous external reset input is synchronized with clock.
- Asynchronous auxiliary external reset input is synchronized with clock.
- Both the external and auxiliary reset inputs are selectable active high or active low.
- Selectable minimum pulse width for reset inputs to be recognized.
- Selectable load equalizing.
- DCM Locked input.
- Power On Reset generation.
Technical Specifications
Short description
Processor System Reset Module
Vendor
Vendor Name
Related IPs
- DO-254 Processor System Reset Module 1.00a
- "Image Signal Processor" with the minimum functions required for image processing system
- Image signal processor to advance vision systems for IoT and embedded markets
- POWER ON RESET FOR DUAL SUPPLY SYSTEMS
- System Controller
- Inter-Integrated Circuit (I2C) Master Module