The lock detector monitors the current status of PLL by comparing the phase difference of VCO divided signal and reference oscillator signal with required value. It is available to set the lock monitoring period and the lock detector accuracy (9.5...20.8 ns).
The block is fabricated on iHP SiGe BiCMOS 0.25 um (SGB25V) technology.
PLL Lock detector with low current consumption and high accuracy
Overview
Key Features
- iHP SGB25V
- Low current consumption
- High accuracy
- Portable to other technologies (upon request)
Applications
- Phase-locked loop synthesizer
Deliverables
- Schematic or NetList
- Abstract model (.lef and .lib files)
- Layout view (optional)
- Behavioral model (Verilog)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Technical Specifications
Foundry, Node
iHP BiCMOS SiGe 0.25 um.
Maturity
Pre-silicon verification
Related IPs
- PLL lock detector with low current consumption and high accuracy
- PLL lock detector with low current consumption and high accuracy
- PLL Lock detector with low current consumption and high accuracy
- PLL Lock detector with low current consumption and high accuracy
- 2D (vector graphics) & 3D GPU IP A GPU IP combining 3D and 2D rendering features with high performance, low power consumption, and minimum CPU load
- High performance 8-bit micro-controller with 256 bytes on-chip Data RAM, three 16-bit timer/counters, and two 16-bit dptr; 0.25um UMC Logic process.